Commit 70d44d64 authored by Archit Tamarapu's avatar Archit Tamarapu
Browse files

Merge branch 'main' of...

Merge branch 'main' of ssh://forge.3gpp.org:29419/ivas-codec-pc/ivas-processing-scripts into add-missing-logging
parents bdde29c7 823a56f8
Loading
Loading
Loading
Loading
+1 −3
Original line number Diff line number Diff line
@@ -5,7 +5,7 @@ import shutil
from pathlib import Path

PRELIMINARY_SUBSTRINGS = ["s13", "s14", "s15", "s16"]
PRELIMINARY_PATTERN = re.compile(r"dm[0-9]*a[1-9](s[0-9]*)\.c[0-1][0-9]\.wav")
PRELIMINARY_PATTERN = re.compile(r"[a-z]m[0-9]*a[1-9](s[0-9]*)\.c[0-1][0-9]\.wav")


def repo_root_dir() -> Path:
@@ -25,8 +25,6 @@ def copy_final_items(verbose: bool = False):
        prelim_dir = final_dir / "preliminaries"
        prelim_dir.mkdir(parents=True, exist_ok=True)

        files_copied = 0

        for proc_output in exp_dir.glob("proc_output*"):
            condition_dirs = proc_output.glob("c0?")
            for condition_dir in condition_dirs:
+1 −0
Original line number Diff line number Diff line
@@ -306,6 +306,7 @@ class IVAS(Processing):
                    fer_pattern=errpat,
                    late_loss_rate=self.tx.get("errpatt_late_loss_rate"),
                    shift=shift,
                    flag_word=True,
                    logger=logger,
                )
                eid_xor(errpat, bitstream, bitstream_processed, logger=logger)