Commit 31b728ec authored by TYAGIRIS's avatar TYAGIRIS
Browse files

add prev bfi change as per review comments

parent 0ac7e711
Loading
Loading
Loading
Loading
Loading
+4 −4
Original line number Diff line number Diff line
@@ -64,7 +64,7 @@ ivas_error ivas_corecoder_dec_reconfig(
    MC_MODE last_mc_mode;
    DECODER_CONFIG_HANDLE hDecoderConfig;
    ivas_error error;
#if 0 // def NONBE_FIX_862_UBSAN_SPAR_DEC_BR_SW_PLC
#ifdef NONBE_FIX_862_UBSAN_SPAR_DEC_BR_SW_PLC
    int16_t prev_bfi;
    Decoder_State *st0;
#endif
@@ -145,7 +145,7 @@ ivas_error ivas_corecoder_dec_reconfig(
    }
    else
    {
#if 0 // def NONBE_FIX_862_UBSAN_SPAR_DEC_BR_SW_PLC
#ifdef NONBE_FIX_862_UBSAN_SPAR_DEC_BR_SW_PLC
        st0 = ( nSCE_old > 0 ) ? st_ivas->hSCE[0]->hCoreCoder[0] : st_ivas->hCPE[0]->hCoreCoder[0];
        prev_bfi = st0->prev_bfi;
#endif
@@ -221,7 +221,7 @@ ivas_error ivas_corecoder_dec_reconfig(
            {
                return error;
            }
#if 0 // def NONBE_FIX_862_UBSAN_SPAR_DEC_BR_SW_PLC
#ifdef NONBE_FIX_862_UBSAN_SPAR_DEC_BR_SW_PLC
            st_ivas->hSCE[sce_id]->hCoreCoder[0]->prev_bfi = prev_bfi;
#endif
        }
@@ -252,7 +252,7 @@ ivas_error ivas_corecoder_dec_reconfig(
            {
                return error;
            }
#if 0 // def NONBE_FIX_862_UBSAN_SPAR_DEC_BR_SW_PLC
#ifdef NONBE_FIX_862_UBSAN_SPAR_DEC_BR_SW_PLC
            st_ivas->hCPE[cpe_id]->hCoreCoder[0]->prev_bfi = prev_bfi;
            st_ivas->hCPE[cpe_id]->hCoreCoder[1]->prev_bfi = prev_bfi;
#endif