Commit 87caabb2 authored by Manuel Jander's avatar Manuel Jander
Browse files

Revert from change b21540b5 Q0 for q_syn in PLC case.

parent bbc02394
Loading
Loading
Loading
Loading
Loading
+0 −6
Original line number Diff line number Diff line
@@ -1386,7 +1386,6 @@ void ivas_mdct_core_reconstruct_fx(
        ELSE /*ACELP core for ACELP-PLC */
        {
#ifdef FIX_1348_BIT_PRECISION_IMPROVEMENT_QWIN
#if 0
            Copy( st->hTcxDec->old_synth, synth_buf_fx, st->hTcxDec->old_synth_len );                                                                // Q = st->hTcxDec->q_old_synth
            Copy_Scale_sig( st->hTcxDec->old_synthFB_fx, synth_bufFB_fx, st->hTcxDec->old_synth_lenFB, sub( st->hTcxDec->q_old_synth, st->Q_syn ) ); // Q = st->hTcxDec->q_old_synth

@@ -1394,11 +1393,6 @@ void ivas_mdct_core_reconstruct_fx(
            // Scale_sig( synth_bufFB_fx, st->hTcxDec->old_synth_lenFB, -2 );
            // Scale_sig( synth_bufFB_fx, st->hTcxDec->old_synth_lenFB, +2 );
            ///////////////////////////////////////////////////////////////////////////////////
#else
            Copy_Scale_sig( st->hTcxDec->old_synth, synth_buf_fx, st->hTcxDec->old_synth_len, sub( 0, st->hTcxDec->q_old_synth ) ); // Q = st->hTcxDec->q_old_synth -> Q0
            Copy_Scale_sig( st->hTcxDec->old_synthFB_fx, synth_bufFB_fx, st->hTcxDec->old_synth_lenFB, sub( 0, st->Q_syn ) );       // Q = st->hTcxDec->q_old_synth -> Q0
            q_syn = 0;
#endif
#endif
            assert( EQ_16( st->bfi, 1 ) );
            /* PLC: [TCX: TD PLC] */